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0An Adaptive Markov Model for the Timing Analysis of Probabilistic
Caches
CHAO CHEN, Polytechnique Montre´al
GIOVANNI BELTRAME, Polytechnique Montre´al
Accurate timing prediction for real-time embedded software execution is becoming a problem due to the in-
creasing complexity of computer architecture, and the presence of mixed-criticality workloads. Probabilistic
caches were proposed to set bounds to Worst Case Execution Time (WCET) estimates and help designers im-
prove real-time embedded system resource use. Static Probabilistic Timing Analysis (SPTA) for probabilistic
caches is nevertheless difficult to perform, because cache accesses depend on execution history, and the com-
putational complexity of SPTA makes it intractable for calculation as the number of accesses increases. In
this paper, we explore and improve SPTA for caches with evict-on-miss random replacement policy using a
state space modeling technique. A non-homogeneous Markov model is employed for single-path programs
in discrete-time finite state space representation. To make this Markov model tractable, we limit the num-
ber of states and use an adaptive method for state modification. Experiments show that compared to the
state-of-the-art methodology, the proposed adaptive Markov chain approach provides better results at the
occurrence probability of 10−15: in terms of accuracy, the state-of-the-art SPTA results are more conserva-
tive, by 11% more on average. In terms of computation time, our approach is not significantly different from
the state-of-the-art SPTA.
CCS Concepts: •Theory of computation→ Probabilistic computation; Design and analysis of algo-
rithms;
Additional Key Words and Phrases: Probabilistic, real-time systems, cache
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1. INTRODUCTION
A time-critical embedded computing system, such as a satellite on-board computer,
requires accurate timing prediction of software execution. If events are not managed
within a certain timeframe, the result may be catastrophic. Historically, these sys-
tems were kept at a minimum of complexity to minimize the occurrence of failures
and to maintain high timing predictability. However, to address the increasing com-
plexity of applications and their corresponding need for performance, more advanced
architectures using multi-stage pipelines, several memory hierarchy levels and even
Multi-Processor System-on-Chip (MPSoC) designs [Martin 2006] are proposed.
These traditional deterministic computer architectures make software timing be-
havior almost impossible to accurately predict. Normally, the execution time of an ap-
plication on a deterministic architecture follows a distribution that might have some
corner cases which are beyond normal operation. A conservative estimation will place
the Worst Case Execution Time (WCET) far away from the actual maximum time used
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by the application [Bernat et al. 2002], especially when considering possible interac-
tions with other tasks. This would lead to a large overestimation of the computing
resources needed for the task [Cazorla et al. 2013].
To help predict timing behavior, probabilistic real-time systems were introduced.
Such systems have very low pathological occurrence probabilities, which are hard to
test and predict. [Quinones et al. 2009] study an instruction cache with randomized
replacement (random replacement pre-existed their work), showing that it provides
tighter bounds for pathological cases in which systematic cache misses happen and
their probabilistic WCET (pWCET) can be empirically derived by experiments. More-
over, some commercial real-time systems have adopted time-randomized caches as
well, such as the ARM processor with a pseudo-random cache replacement policy1.
Two timing analysis techniques are proposed in literature [Wilhelm et al. 2008]:
measurement based timing analysis and static timing analysis, which have their prob-
abilistic counterparts in Measurement Based Probabilistic Timing Analysis (MBPTA)
and Static Probabilistic Timing Analysis (SPTA) respectively. The result of SPTA and
MBPTA is expressed in terms of pWCET, i.e. an exceedance function that shows the
probability of an application to exceed a given execution time.
MBPTA is an empirical method: it is based on repeated testing of an application
to estimate its timing probability distribution. Generally, MBPTA requires a large
amount of data from simulations or testing on real systems to get accurate results.
[Cucu-Grosjean et al. 2012] propose an MBPTA methodology based on Extreme Value
Theory (EVT) [De Haan and Ferreira 2007; Beirlant et al. 2006], which needs only a
few hundred runs for MBPTA.
SPTA uses a different approach: it is based on detailed knowledge of software and
hardware. Together with simulation models and theoretical analysis, a precise timing
analysis or a timing bound can be obtained. For caches, several variables are used
for the bound calculation, e.g. reuse distance and cache associativity. Reuse distance
defines the degree of separation between two accesses to the same memory address.
pWCET estimates can be computed with the help of reuse distance and cache associa-
tivity.
In this paper, we present a methodology for SPTA for set-associative instruction
and data caches with random replacement policy, which is based on the Markov chain
model in [Chen et al. 2016]. It takes single-path programs as inputs and computes ex-
ceedance probabilities with respect to execution time (the number of processor cycles
in our simulations). The calculation is performed using state space techniques, and it
is based on a non-homogeneous Markov chain model [Serfozo 2009]. At every step, the
current status of the system can be represented as a state vector with a corresponding
probability vector, and the transition matrix for next step is calculated accordingly. To
perform timing analysis, timing distribution vectors–which are used for timing rep-
resentation and analysis–are assigned for each state. We implement another precise
SPTA methodology [Altmeyer et al. 2015] that can also be used for accurate timing
analysis, and find out that it provides WCET bounds that are 11% looser on average
in terms of geometric mean than the results from the proposed method, while having
a similar computational cost. With the proposed Markov chain based method, we can
evaluate cache impacts on system performance, which helps the design of real-time
embedded systems.
The rest of the paper is organized as follows: related work is discussed in Section 2;
system modeling is explained in Section 3; timing analysis for the system is demon-
strated in Section 4; an adaptive method is introduced in Section 5 to limit the com-
1http://infocenter.arm.com/help/index.jsp/
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putational complexity of the Markov chain based model; real-world benchmarks are
evaluated in Section 7; and finally Section 8 draws come concluding remarks.
2. RELATED WORK
There have been few research efforts on timing analysis for probabilistic systems.
[Bernat et al. 2002] develop a WCET analysis method for probabilistic hard real-time
systems, in which the concept of a probabilistic system–whose execution deadline must
be met by given probabilities–is introduced. They use the notion of execution profiles
for timing representation and analysis. To help determine the WCET of programs,
[Bernat et al. 2005] propose an approach based on copulas. It uses the dependence
structure description of programs for computing the WCET, and when unavailable, it
provides a lower bound.
Traditional computing systems are deterministic, and their timing analysis depend
on execution history, whose computational complexity increases exponentially as the
program executes. To reduce the dependency on execution history, probabilistic sys-
tems are introduced, implemented in hardware and software.
By using hardware techniques, programmers do not need to modify software and the
system WCET can be improved by hardware modifications at architectural level. The
method to realize this is to modify the behavior of the cache–which is a bridge between
processor and main memory–and make it random. [Mezzetti et al. 2015] show that
time-randomized caches bring several benefits to hard RT system: it reduces user’s
efforts for timing analysis and provides tight WCET.
The behavior of a cache is determined by two policies: replacement policy and place-
ment policy, and they are made random respectively for pWCET analysis.
For cache replacement, every time a new memory request comes into the cache set
from the main memory, one cache block in this set will be selected and evicted. The new
address is put into the position of the evicted block. There are several replacement poli-
cies for conventional caches, such as First-In-First-Out (FIFO), Least Recently Used
(LRU), Most Recently Used (MRU) [Al-Zoubi et al. 2004], etc. To make the cache be-
havior random for a new memory address, one can adopt random replacement policy
. When using a random replacement policy, every time the cache eviction happens, a
cache block is selected randomly to be replaced by the new memory request. [Quinones
et al. 2009] study a random replacement policy for standard and skew-associate caches
and they compare simulation results with caches using the LRU replacement policy,
because it performs best in terms of predictability [Reineke et al. 2007]. The authors
show that caches with random replacement policy reduce performance anomalies. For
example, in one case study, the hit ratio of a cache using the LRU is from 0.41 to 0.93;
while for a cache with random replacement policy, it varies from 0.64 to 0.94.
The cache placement policy has an impact on cache behavior as well. For cache place-
ment, when choosing the cache set, a conventional cache uses several bits of the mem-
ory address. [Schlansker et al. 1993] propose a random placement policy and investi-
gate its impact by matrix operations. This policy distributes cache entries more uni-
formly, and cache miss ratio is lower than that from conventional caches. [Topham and
Gonzalez 1999] use a random placement policy and the results show that it can reduce
cache conflicts and improves system performance. However, the random placement
policy in [Schlansker et al. 1993; Topham and Gonzalez 1999] adopts a pseudo-random
hash function that depends on memory addresses. Hence for a given memory layout,
it always produces the same placement distribution. [Kosmidis et al. 2013a] propose a
cache with a random replacement policy and a parametric random placement policy,
which requires little overhead in terms of complexity and energy consumption. The
introduction of the parameter into the hash function ensures that the placement dis-
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tribution is randomized for the same memory layout, so that it is feasible to apply
probabilistic timing analysis.
In addition to aforementioned hardware techniques, software techniques (e.g. com-
piler and runtime techniques) can also be applied to make a system behavior random.
[Berger and Zorn 2006] present DieHard, a runtime system, to allocate memory ran-
domly. The probabilistic memory safety is achieved by using a large heap space. The
DieHard manager deals with objects in the heap and reduces memory error probabil-
ities. [Kosmidis et al. 2013b] propose a software approach to randomize the behavior
of conventional caches for use with probabilistic timing analysis. This work modifies
code and data memory objects offline using compiler and linker. When the program
starts or objects are allocated, the memory objects are placed in random locations by
dynamic randomization code in the executable. Dynamic randomization challenges
safety requirements (e.g. ISO26262) in the automotive domain. To solve this issue,
[Kosmidis et al. 2014b] present a static software randomization method. Several bi-
nary files are produced for the same program, in which memory objects are created
with offsets to achieve random effects. [Kosmidis et al. 2016] develop a software tool
to modify source code of the program, which realizes randomization without modifying
existing toolchains.
In pWCET analysis, the result is expressed in terms of a density function or an
exceedance function: it shows the probability of an application for given execution or
the probability to exceed a given execution time. This can further be classified into
three categories: Measurement-Based Probabilistic Timing Analysis (MBPTA), Static
Probabilistic Timing Analysis (SPTA) and the combination of both methods.
In MBPTA, execution time measurements are collected and predictions are made
using Extreme Value Theory (EVT). EVT [De Haan and Ferreira 2007; Beirlant et al.
2006] is a statistical methodology that studies extremely rare events (i.e. events at the
tails of the distribution) that may have severe consequences, when little experimental
evidence is available. Usually two methods can applied to EVT: Block Maxima (BM)
[Cucu-Grosjean et al. 2012] and Peaks Over Threshold (POT) [Bernardara et al. 2014].
In [Burns and Edgar 2000; Edgar and Burns 2001], Burns and Edgar demonstrate
how to predict execution time with measurements by an EVT method. Raw data are
fit to the Gumbel distribution [Gumbel 2012] and results are represented as a density
function with respect to execution time. [Hansen et al. 2009] explain why raw data
fitting in [Edgar and Burns 2001] is incorrect. A BM method using EVT for WCET dis-
tribution estimation is thus presented. [Griffin and Burns 2010] investigate assump-
tions required by the Gumbel distribution, and study precision sacrificed due to this
statistical method. Additional restrictions on the EVT method are proposed for safe
applications. [Lu et al. 2011] propose a new way of sampling mechanism to estimate
program execution time on a single processor and EVT is combined with this sampling
technique. A more recent work using EVT is from [Cucu-Grosjean et al. 2012]. A BM
method is applied to fit the Gumbel distribution using a quantile plot, needing only a
few hundred simulation runs. This significantly reduces the number of required mea-
surements. [Kosmidis et al. 2014a] study how processor architectures should be modi-
fied to meet MBPTA requirements. [Wartel et al. 2013] apply MBPTA to real avionics
applications and results show tight pWCET estimates. [Abella et al. 2014b] investigate
when MBPTA fails due to pathological cases and propose Heart of Gold techniques to
detect these cases. [Lesage et al. 2015b] introduce a framework for MBPTA result
evaluation. Synthetic tasks are used to provide realistic data and actual WCET can be
computed using proposed framework.
Apart from statistical analysis of measurements, another way of PTA is Static PTA
(SPTA). This requires detailed knowledge of software and hardware. A timing bound
can be obtained by theoretical analysis: with the given assumptions, the SPTA method
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analyzes instruction or data caches and obtains a probabilistic distribution of the pro-
grams execution time.
Several works on SPTA have been proposed for caches with random replacement
policy. [Zhou 2010] proposes a cache hit formula using reuse distance–the number
of memory addresses accessed between two consecutive references to the same mem-
ory address–which simplifies computational complexity significantly. The probabilities
for each cache access are made independent, and the final result is the convolution
of all cache accesses. However, [Cazorla et al. 2013; Altmeyer and Davis 2014] have
found his methodology unsound. [Quinones et al. 2009; Kosmidis et al. 2013a] give
other formulea for evict-on-miss caches, and [Cucu-Grosjean et al. 2012; Cazorla et al.
2013] perform evict-on-access timing analysis using these formulea. However, [Kos-
midis et al. 2013a] may overestimate the cache hit ratio [Davis 2013]. Thus, the result
of probabilities for timing may be too optimistic and incorrect in this case.
[Davis et al. 2013] develop a formula using reuse distance only for evict-on-miss
caches, and [Altmeyer and Davis 2014] prove it to be optimal when only reuse distance
is known. Multi-path programs are also analyzed by assuming that they are bounded.
Besides, pre-emption impacts are taken into account for timing analysis. [Altmeyer
and Davis 2014] have proposed an exhaustive analysis approach for SPTA. To reduce
the computational complexity, the exhaustive approach can be combined with simpli-
fied formulae. This approach is improved in [Altmeyer et al. 2015], with an improved
algorithm for SPTA. [Griffin et al. 2014] propose a methodology from the field of Lossy
Compression and they use a fully-associative cache for timing analysis throughout
their work. By using May and Must Analysis, the result is more accurate with appro-
priate parameters. To demonstrate the impact of time-randomized caches, [Reineke
2014; Abella et al. 2014a; Altmeyer et al. 2015] have done comparisons between caches
using LRU and random replacement policy. [Lesage et al. 2015a] develop an SPTA for
multi-path programs. A worst-case execution path is obtained using a joint function by
exploring cache states and path inclusions. Based on SPTA from [Altmeyer and Davis
2014], the pWCET can be calculated.
Hybrid analysis combines both MBPTA and SPTA for timing behavior prediction.
So far, very little research has been done for hybrid timing analysis. [Bernat et al.
2002; Bernat et al. 2003] introduce a hybrid timing analysis for probabilistic hard
RT systems: an RT program is analyzed and its structure is represented as a syntax
tree. Instrumentation and trace are generated, so that distributions of all blocks can
be produced locally using SPTA or MBPTA. A traversal of the syntax tree is used to
calculate the WCET of the program. Due to dependencies between different blocks,
copulas is proposed by [Bernat et al. 2005] to obtain a lower bound.
In this paper, we propose an adaptive Markov chain based SPTA methodology for
time-randomized caches. Rather than using reuse distance only, this method adopts
more information and produces more accurate results. By limiting number of states
used in the Markov chain model, the computational complexity has been restrained to
make the calculation feasible.
3. SYSTEM MODEL
In this section, we present a methodology to model the timing of a system with a
probabilistic cache using state space model. The next state of the system with ran-
dom replacement caches solely depends on current state, which satisfies the Markov
property and can be represented as a Markov chain. A set-associative cache is used
as an example, but note that a direct mapped cache can be seen as a special case of
set-associative cache, in which the associativity equals 1; a fully-associative cache is
another special case, in which the associativity equals the number of available cache
blocks.
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3.1. Cache Architecture
Memory Address: tag set offset
Way 1 Way 2 Way 3 Way 4
Set 0
Set 1
Set 2
Set 3
Fig. 1: Set-associative cache representation
A set-associative cache is shown in Figure 1. This cache has several sets, and for each
of those it provides a number of ways to store cache blocks. Each memory address used
by the cache is divided in three parts: tag bits, set bits and offset bits. offset bits locate
the data within each cache block, set bits are used to find which cache block should
be selected for a given memory address. As multiple memory addresses can be stored
in the same cache block, tag bits are stored within each cache block for comparison to
identify the correct memory address it refers to. There exist several cache policies that
describe how addresses are placed and replaced in the cache. In this paper, we consider
a cache with modulo placement policy and evict-on-miss random replacement policy.
For the modulo placement policy, the set bits are used to select the cache set in which
the data will be stored using the modulo operation. With an evict-on-miss random
replacement policy, every time a cache miss happens, a way is selected randomly, and
the cache block data are replaced by the new memory content.
To calculate the timing distribution of a probabilistic system, we first obtain the tim-
ing distribution of each cache set and the timing associated with the whole cache can
be obtained by performing a convolution across all sets. Since modulo placement policy
is adopted, memory addresses in different cache sets are stored separately and do not
affect each other, i.e. the memory address in one cache set does not change the hit or
miss probabilities in another cache set. Hence they are independent of each other sta-
tistically. As a result, the final timing distribution can be obtained using convolutions.
3.2. State Space Exploration
Let us assume there are distinct memory addresses M = {a, b, c, · · · } that are allocated
to one cache set. The state space S can be constructed in a way such that the combi-
nations of the distinct memory addresses are elements of the state space. The element
si ∈ S is the state of the system, and it represents a unique cache configuration, i.e.
the memory address layout of the system. The state space S is formally defined as:
∀A ⊆M,A ∈ S
Let Nw be the number of ways (i.e. associativity) of the cache set. Then we have
|si| ≤ min(Nw, |M |), i.e. the number of distinct memory addresses in a state is less
than or equal to the minimal value between cache associativity and the number of
distinct memory addresses for this set.
Figure 2 is used as an illustration of state space construction, in which we define
states S = {s0, s1, s2, s3, · · · } that correspond to the following configurations:
s0 = ∅: empty cache
s1 = {a}: address a in cache
s2 = {b}: address b in cache
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𝑠0
𝑠1
𝑠2
………
𝑠3
𝑠0:
a𝑠1:
b𝑠2:
a b𝑠3:
………
N-way cache set
Fig. 2: State space exploration
s3 = {a, b}: address a, b in cache
...
A cache memory is generally organized in blocks of more than one byte. In the following
analysis the term address refers to the block identifier, i.e. the tag address.
Given this state representation, one set of a time-randomized cache can be modeled
with the following Markov chain:
Sn = Sn−1 · Pn−1 (1)
where S represents state occurrence probability vector for the cache and P represents
the transition matrix which determines how the current state probability S is trans-
formed into a new state S. Sn and Pn represent the state probability vector and transi-
tion matrix at step n. We assume that initially there are no memory addresses in the
cache, i.e. the system starts executing with an empty cache. Let us suppose that there
are N states, i.e. |S| = N , then the state probability vector is
S = [Pr(s0), P r(s1), · · · , P r(sN−1)] (2)
where Pr(si) is the probability of state si.
The number of states N in Sn is
N =
l∑
k=0
( |M |
k
)
(3)
with |M | the number of addresses associated with the set, and l = min(Nw, |M |) i.e.
the minimal value between cache associativity and |M |.
From Equation (3), we can see that the number of states N is a function of cache
associativity Nw and the number of addresses |M | for one set. For a specific cache,
as the number of memory addresses |M | increases, the computational complexity in-
creases polynomially with a large exponent |M |, which becomes eventually intractable
for computation. However, the cache organization in blocks helps reducing the total
number of memory addresses. Besides, as cache size increases, the probability for all
code and data to reside in one cache set decreases, which effectively lowers the value
of variable |M |.
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3.3. Transition Matrix Calculation
Every time a new memory address is accessed, the cache state may change, and
the transition matrix for next step varies accordingly. Therefore, we need a non-
homogeneous Markov chain model, i.e. a Markov chain model whose transition matrix
varies over time. The way to compute the transition matrix at each step is demon-
strated in this section.
The transition matrix is represented as
P =

p0→0, p0→1, · · · , p0→N−1
p1→0, p1→1, · · · , p1→N−1
...
...
. . .
...
pN−1→0, pN−1→1, · · · , pN−1→N−1
 (4)
where pi→j is the probability for the system to go from state si to state sj . In our
model, the probability pi→j varies constantly depending on current system state and
the transition matrix thus needs to be computed at each time step.
ALGORITHM 1: Transition matrix calculation
Data: State si, memory address a
Result: Transition matrix element pi→j
1 Nw ← cache associativity;
2 if a ∈ si then
3 pi→i ←1; //cache hit
4 end
5 if a 6∈ si then
6 //cache miss
7 for b ∈ si and sj=si \ {b} ∪ {a} do
8 pi→j ←1/Nw; //one address is replaced
9 end
10 if |si| < Nw then
11 for sj=si ∪ {a} do
12 pi→j ←(Nw − |si|)/Nw; //one address is added
13 end
14 end
15 end
Algorithm 1 shows how to compute the transition matrix. It takes two inputs (state
si and the incoming memory address a) and produces one output (transition matrix
element pi→j). The algorithm checks state si and generates the transition matrix ele-
ments accordingly as follows:
Line 2:. If the requested memory address is in the state (a ∈ si), there is a cache
hit. In this case, the cache will not change its state and it thus has a probability of
1, i.e. pi→i = 1.
Line 5:. If the requested memory address is not in the state (a 6∈ si), there is a
cache miss and the transition matrix is computed. This is the most complex case:
the new memory address may replace an existing cache block, or it may be put into
a new cache block and probabilities have to be computed accordingly. In our target
cache, the probability of replacing an existing cache block is 1/Nw (see Line 8), where
Nw is the cache associativity. This is because we consider an evict-on-miss time-
randomized cache, and a cache block is randomly selected for replacement with
probability 1/Nw. The probability for a memory address to be placed in an empty
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cache block is (Nw − |si|)/Nw (see Line 12), where |si| is the number of blocks in use
for the current state si. This is due to the fact that if the new memory address does
not cause a replacement, it can only be put into an empty cache block. The number
of empty cache blocks is Nw− |si|, and they are chosen from Nw ways. Therefore the
probability is (Nw − |si|)/Nw. Example 3.1 is given for illustration.
Example 3.1. Suppose we have a cache set with associativity of 4. The first and
second cache blocks have been used, and the third and fourth cache blocks are empty.
When a new memory address is cached, the probability of going into the first cache
block is 1/Nw, i.e. 1/4. Similarly, for the second cache block, the probability is 1/4.
They are computed separately, because they have different addresses, which represent
different states si. The probability of loading a block into an empty cache blocks is
(Nw−|si|)/Nw, i.e. 1/2. Since the third and fourth cache blocks are both empty, loading
into one or the other has the same effect, and therefore it represents a single state
considering the probability of both.
Using Algorithm 1, Equation (1) can be used to describe state transitions of the
system, provided the initial distribution S0 is known. However, the cumulative timing
information, which shows timing with respect to probability, is still unknown. To solve
this issue, Section 4 introduces the vector that stores timing information for each state.
4. TIMING ANALYSIS
To describe the timing behavior of a system, we employ a vector containing timing in-
formation. This vector–together with the state space model described in Section 3–can
describe the system timing behavior, where the state space model specifies occurrence
probabilities of all states, and the timing vector specifies how the execution time is
distributed for each state.
4.1. Timing Representation
A vector Ci can be used to denote the timing distribution in terms of number of cycles
for a state si, and a vector CPi can represent the probability of occurrence for Ci. Note
that the number of cycles is different from the time step used in the Markov chain. At
each time step, one memory address is accessed and different number of cycles may be
applied to the timing analysis according to the system status (e.g. 1 cycle for a cache
hit and 100 cycles for a cache miss). Then we have
Ci = [c
i
0, c
i
1, · · · ]
CPi = [Pr(c
i
0), P r(c
i
1), · · · ]
where cij represents the program duration in cycles in ascending order for state si and
Pr(cij) the occurrence probability for cij . As an example, Figure 3a shows the timing
distribution in Ci and CPi for state si. One can see that the probabilities for a duration
of 3, 102, 201 and 300 are 0.40, 0.25, 0.15 and 0.20 respectively.
4.2. SPTA Convolution
For set-associative caches, we use convolutions to get the timing of different cache sets.
In probability theory and statistics, if two random variables are independent, then the
sum of them follows a distribution which is the convolution of both distributions. By
using modulo placement policy, we make sure that memory addresses in one cache
set do not affect hit or miss probabilities of memory addresses in another cache set.
Therefore independence is guaranteed. We show the convolution in detail by using
Execution Time Profile (ETP).
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(a) Timing distribution (b) Cumulative timing
Fig. 3: Timing analysis example
The Execution Time Profile (ETP) is used to represent timing information and its
associated probability. The ETP for state si is defined as
ETPi = {Ci, CPi} = {[ci0, ci1, · · · ], [Pr(ci0), P r(ci1), · · · ]}
where Ci is the timing distribution vector, and CPi is its corresponding occurrence
probability vector.
Suppose there are two ETPs: ETPi and ETPj , and their convolutions is ETPk. Then
the convolution is performed as follows (the symbol ∗ is used as the convolution opera-
tor)
ETPk = ETPi ∗ ETPj = {Ci, CPi} ∗ {Cj , CPj}
= {[ci0, ci1, · · · ], [Pr(ci0), P r(ci1), · · · ]} ∗ {[cj0, cj1, · · · ], [Pr(cj0), P r(cj1), · · · ]}
= {Ck, CPk} = {[ck0 , ck1 , · · · ], [Pr(ck0), P r(ck1), · · · ]}
where
ckl = c
i
m + c
j
n (5)
Pr(ckl ) =
∑
ckl =c
i
m+c
j
n
Pr(cim)Pr(c
j
n) (6)
The convolution of two ETPs is demonstrated in Example 4.1. Two ETPs–ETP1 and
ETP2–are provided. ETP1 has three possible timing values: [1, 2, 3] and their prob-
abilities are [0.1, 0.3, 0.6]; the timing distribution and corresponding probabilities for
ETP2 are [1, 3] and [0.2, 0.8] respectively. From Equation (5), we can see the element
in the new timing distribution is the sum of timing distributions of elements in ETP1
and ETP2, i.e. [2, 3, 4, 5, 6]. The new probability vector is calculated using Equation (6).
Its element is the sum of product of two elements in probability vectors of ETP1 and
ETP2, provided the sum of corresponding timing distributions are the same. For ex-
ample, for the cycle 4, its corresponding probability is 0.2, which consists two parts:
the first part is the sum of cycle 1 in ETP1 and cycle 3 in ETP2. The second part is
the sum of cycle 3 in ETP1 and cycle 1 in ETP2. So the corresponding probability is
0.1× 0.8 + 0.6× 0.2 = 0.2.
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Example 4.1.
ETP1 = {[1, 2, 3], [0.1, 0.3, 0.6]}, ETP2 = {[1, 3], [0.2, 0.8]}
ETP1 ∗ ETP2 = {[1, 2, 3], [0.1, 0.3, 0.6]} ∗ {[1, 3], [0.2, 0.8]}
= {[2, 3, 4, 5, 6], [0.02, 0.06, 0.2, 0.24, 0.48]}
4.3. Cumulative Timing
Having the timing information for each cache set, we can compute a cumulative timing
plot. This gives us an exceedance function, showing the probability of exceeding a cer-
tain program duration in cycles. The timing distribution is the same as from the timing
vector, i.e. Ci. The cumulative probability is denoted as CPCi, and its jth element is
calculated as follows
CPCi[j] =
∑
CPi[k]>CPi[j]
CPi[k] =
∑
Pr(cik)>Pr(c
j
k)
Pr(cik) (7)
where n is the number of elements in CPi.
As an example, the cumulative probabilities to exceed a program duration of 3, 102,
201 and 300 are 0.6, 0.35, 0.2 and 0 respectively. The result is plotted in Figure 3b.
4.4. Timing Integration
From previous sections, it can be seen that timing vectors can be used to express the
timing behavior of a system. In this section, we discuss how to integrate timing vectors
into our state space model based on a non-homogeneous Markov chain model.
Since we use a Markov chain model for our system, at every step the system can
be described by the states in the state space. To calculate timing information, timing
vectors are integrated into the Markov chain model. Each state si is assigned a vec-
tor Ci to keep its timing. The timing vector may expand as time goes on, since more
duration may appear as the system state evolves. In addition, a corresponding vector
CPi–that represents the occurrence probabilities of each possible timing–is generated
at the same time. The algorithm to calculate timing is illustrated in Algorithm 2.
Algorithm 2 takes three inputs (transition matrix P , timing distribution vector C
and its corresponding probability vector CP ) and produces two outputs (new timing
distribution vector C2 and its corresponding probability vector CP2). We can see that
timing information is associated with the Markov chain model transition matrix P . All
values of elements in P are examined: if not 0, this means that the system will change
its state, and the timing vectors will be used to compute the timing associated with the
transition. There are 2 cases for timing calculation, as seen below
Line 7:. If the element of transition matrix P to be examined is on the diagonal,
then it is pj→i, where j = i, i.e. the state does not change and the access is a cache
hit. In this case, timing vectors will be expanded: the duration for a cache hit (e.g. 1
cycle) is added to all elements to timing vector Cj which keeps the timing of state sj
and the result is integrated into timing vector Ci for si. The corresponding probabil-
ity vector CPj is directly integrated for CPi, since a cache hit forces the transition
probability pi→i = 1.
Line 10:. If the transition matrix element is not on the diagonal, then it is pj→i,
where j 6= i. It means the state has changed from state sj to si and therefore it
is a cache miss. In this case, the timing vectors will be expanded the same way as
in the previous case: the duration for a cache miss (e.g. 100 cycles) is added to Cj
and integrated into Ci. However, its corresponding probability CPj is multiplied by
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ALGORITHM 2: Calculate timing distribution
Data: Transition matrix P , timing distribution C, corresponding prob. CP
Result: New timing distribution C2, prob. CP2
1 Nh ← cycle number for cache hit;
2 Nm ← cycle number for cache miss;
3 C ← ∅;
4 CP2← ∅;
5 for cik ∈ Ci and cjk ∈ Cj do
6 if pj→i 6= 0 then
7 if i=j then
8 //cache hit
9 cik = c
i
k +Nh;
10 else
11 //cache miss
12 cik = c
j
k +Nm;
13 Pr(cik) = Pr(c
j
k) · pj→i;
14 end
15 end
16 end
17 C2 = C2 + C;
18 CP2 = CP2 + CP ;
19 //merge timings with the same cycle number
20 Merge C and CP ;
the transition probability pj→i. The probability result considering each transition is
integrated into CPi.
With the Algorithm 2, new timing vectors are generated based on old ones. However,
in the new timing vectors there may be duplicate duration. Such mutually exclusive
cases should be merged: timings with the same duration are merged by adding their
probabilities. For example, there is a pair of timing and probability vectors
Ci = [100, 100, 201], CPi = [0.2, 0.7, 0.1]
can be merged as
Ci = [100, 201], CPi = [0.9, 0.1].
4.5. Analysis Framework
By computing timing vectors together with the state space model, we can obtain the
required timing information. The framework of our computation is displayed in Fig-
ure 4.
In this framework, a transition matrix Pn−1 is computed at every step. With the tran-
sition matrix Pn−1, the new state Sn is obtained using a Markov chain matrix model,
which will be used for the transition matrix calculation for the next step. Meanwhile,
timing vectors Ci, CPi are generated using the transition matrix. These are fed back to
the next step. Finally, timing vectors are accumulated to form the timing exceedance
function.
5. ADAPTIVE METHOD
In previous sections, we have demonstrated how to use a Markov chain based model
to do timing analysis. The result of this method is accurate, but since the number of
states increases polynomially with a large exponent, this method is intractable. As a
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Fig. 4: Markov chain framework
result, we introduce an adaptive method to limit the number of states and to produce
a result with reasonable accuracy.
5.1. State Modification
There are different ways to select some memory addresses for Markov chain states.
Here we propose an adaptive method and it replaces states in the markov chain con-
tinuously.
We have shown that state si is used to represent a unique memory layout of the
system. Suppose there are |M |memory addresses, to reduce computational complexity,
we would like to use only n (n < |M |) memory addresses to represent states. This is
realized using state modification in two steps:
— State construction: for the first n addresses, we construct the state space using the
Markov chain method as {s0, s1, ...}. This way, the number of states does not increase
polynomially any more- it is limited to the value given by Equation (3). When another
new memory address comes, we modify the memory addresses in state si in next step,
instead of increasing the number of states.
— State modification: when memory address a is accessed, we first check if it is already
in state si. If a ∈ si, it means this memory address is already in our state space. In
this case, we do not need to modify the state. If a 6∈ si, it means this is a new address,
and we would like to modify our state such that this address a is included in the state
space. Meanwhile, one memory address in the state space will be discarded to have
the same number of address. To modify the state, we first find the memory address b
that is not used in future, or whose next access takes the most time steps in all mem-
ory addresses consisting the state space when it is used. This method tries to keep
all memory addresses that will be used shortly and discard those memory addresses
that will be used after a long time. The state si containing b is then removed. The
new memory address a is applied to the Markov chain model and new state sj is con-
structed, i.e. sj = si \ {b}∪{a}. This way, the number of states remains the same, but
the states represent different memory addresses: those states si containing address
a have been replaced by states sj containing address b.
We can see that we select a fixed number of addresses, which results in a fixed
number of states. Besides, by looking into the future memory requests, we can find
which addresses will be used shortly. Hence we are able to discard those addresses that
will be used at a later time, while pessimistically merging their timing information into
the existing states as described in Section 5.2.
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5.2. Timing Analysis
When states are changed, we need to take timing analysis into account as well, because
each state is assigned different timing distributions. To obtain the safety bound of
pWCET, we use a conservative method. We need to deal with the following variables
for timing analysis: state occurrence vector S, timing distribution vector C and its
occurrence probability vector CP .
Suppose si is the state containing the memory address md to be discarded, and sk is
the state containing all other memory addresses in si except the address b, i.e. sk = si \
{md}. In previous section, we see that when a new address is accessed, we may remove
the state si. Therefore the state vector which represents its occurrence probability
must be modified accordingly. In the new state vector S, we use this formula to modify
it:
Pr(sk) = Pr(si) + Pr(sk) (8)
Let mi be the incoming address. For the new state sj = si \ {md} ∪ {mi}, we have
Pr(sj) = 0.
Apart from the state vector modification, we need to modify the timing distribution
vector C and its occurrence probability vector CP . This is performed in a similar way
to the modification of the state occurrence vector S. Suppose Ci and CPi are vectors
for si, and Ck and CPk are vectors for sk. Then the modification is performed using
formulae
Ck = Ck + Ci, CPk = CPi + CPk (9)
The elements with the same number of cycles are then merged, as shown in Line 20
of Algorithm 2.
After the modifications of the state occurrence vector S, timing distribution vector
C and its occurrence probability vector CP , we have transformed our Markov chain
model into a new one. The next address to be accessed is applied to this new Markov
chain model by using Algorithm 1 and Algorithm 2 and timing analysis can thus be
performed.
5.3. Safety of the Adaptive Method
We adaptively modify states using Equation (8) and (9), which can provide pessimistic
and safe results. Hereby we explain why results are safe. Let sn be a state without
state modifications from the adaptive method, i.e. a state that contains all memory
addresses. Let sa be a state with adaptive method. Note that some memory addresses
may be discarded by state modifications. Thus we have sa ⊆ sn. To study if the adaptive
method using sa produces safe results compared to the method using sn, we need to
compare Ca and CPa with Cn and CPn. Let mi be the incoming address and we know
that Ca = Cn and CPa = CPn before accessing mi. We need to consider following cases:
—mi ∈ sa: it implies that mi ∈ sn. Consequently there is a cache hit for both sa and
sn. From Algorithm 2, we can compute that ∀p, Ca[p] = Ca[p] +Nh, where Ca[p] in the
right-hand side is the element in Ca before accessing mi, Ca[p] in the left-hand side
is the element in Ca after accessing mi and Nh is the number of cycles for a cache
hit. This is the same for Cn. Therefore after accessing mi, we still have Ca = Cn and
CPa = CPn.
—mi /∈ sa and mi ∈ sn: for sa, it is a cache miss; for sn, it is a cache hit. In the case
of a cache miss, a state sa may become a state si, with associated Ci and CPi. Using
Algorithm 2, we have ∀p, Ci[p] = Ca[p] +Nm, where Nm is the number of cycles for a
cache miss.
When a cache miss happens, we need to take into account of all new states and
all states use the same Ci. We sum up the probability vector elements of all states.
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CPa[p] =
∑
i CPa[p]·pa→i = CPa[p]
∑
i pa→i = CPa[p]. We can see that for a cache miss,
the sum of probability vectors of new states is CPa = CPn. However, the element in
Ca is larger than the element in Cn, because Nm > Nh. Therefore the result using sa
is safe and more pessimistic compared to the result using sn.
—mi /∈ sa and mi /∈ sn: we still have Ca = Cn and CPa = CPn, but the element in Ca is
added by Nm instead of Nh.
From previous discussion, we conclude that our method can provide a safe and pes-
simistic result. In our method, we have selected a memory address and have replaced
it with incoming memory address.This address is selected to keep as much information
as possible for the system: for future memory accesses, only the cache hits which are
related to discarded memory addresses are ignored. Using this method, we take ac-
count of temporal characteristics of applications and make our model adaptive better
to their dynamic changes, such as the case that cache locality changes during execu-
tion in terms of both cache contents and the active line number. In Section 7, we can
see that this method increases result accuracy and reduces computational cost. Ex-
ample 5.1 presents how to adaptively modify state space S, state occurrence vector S,
timing distribution vector C and the corresponding probability vector CP .
Example 5.1. Suppose that the memory accesses are a, b, c, a, c, and they are ac-
cessed from step 1 to step 5. We limit the distinct memory address number n = 2.
Besides, we assume that the cache associativity Nw = 4, the cache hit cycle Nh = 1,
and the cache miss cycle Nm = 100.
At step 1, before we access a, we construct the state space as S = {s0 = ∅, s1 =
{a}, s2 = {b}, s3 = {a, b}}. The state occurrence vector S = [1, 0, 0, 0], timing distribution
vector C = [∅, ∅, ∅, ∅], and the corresponding probability vector CP = [∅, ∅, ∅, ∅].
At step 3, we need to modify S, S, C and CP . Before the modification, we have S =
{s0 = ∅, s1 = {a}, s2 = {b}, s3 = {a, b}}, with S = [0, 0, 0.25, 0.75], C = [∅, ∅, [200], [200]]
and CP = [∅, ∅, [0.25], [0.75]].
Then we change the state space to S = {s0 = ∅, s1 = {a}, s2 = {c}, s3 = {a, c}}.
b is replaced by c, because it is not used in following accesses. The associated vec-
tors are changed accordingly: S = [0.25, 0.75, 0, 0], C = [[200], [200], ∅, ∅] and CP =
[0.25, 0.75, ∅, ∅]. We can see that after state modification, we have Pr(s1 = {a}) = 0.75,
which is a pessimistic case of Pr(s1 = {a, b}) = 0.75. In the same way, we change the
state from Pr{b} = 0.25 to Pr{∅} = 0.25. The corresponding C and CP are modified
accordingly.
6. EXTENSION TO DATA CACHES
We have demonstrated our Markov chain approach that can be applied to instruction
caches directly. However, writing policies make data caches behave differently from
instruction caches. In this section, we explain how to extend our approach to data
caches.
6.1. Data Cache Writing Policies
There exist two writing policies for data caches: write-through and write-back policies.
A write-through policy writes data to both the cache and the main memory at the same
time. This can be modeled very easily and our Markov chain method can be applied in
a straightforward fashion.
However, a write-back data cache behaves differently and it is often combined with
a write-allocate policy, as illustrated in Figure 5. When reading or writing data from
a write-back cache, we need to check if the selected cache block is set as ‘dirty’. If so,
the data in the cache block must be sent to the main memory first, because it has been
modified, which results in an additional latency.
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(a) Read data from a data cache.
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(b) Write data to a data cache.
Fig. 5: Read and write for a write-back data cache with a write-allocate.
To extend our approach to data caches, we assume that when reading or writing, a
cache access latency is Nh, and a main memory access latency is Nm. This is the same
as what we used for instruction caches. From Figure 5, we can calculate latency L for
the following scenarios:
— Cache hit: L = Nh.
— Cache miss and ‘not dirty’: L = Nm.
— Cache miss and ‘dirty’: L = 2Nm.
6.2. Method Modification
Compared to instruction caches, there is an additional latency Nm for cache misses in
the presence of ‘dirty’ cache blocks. Thus we need to modify Algorithm 1 and 2. We
introduce binary variables Bad , B
a
t ∈ {true, false} to represent if the cache block with
address a is dirty and the type of the data access to a, respectively. When the block with
address a is dirty, Bad = true; otherwise B
a
d = false. If it is a data write, B
a
t = true;
otherwise Bat = false.
First, we add additional operations to Algorithm 1 as follows:
Line 5:. In the case of a cache miss, we set the block as ‘not dirty’ if it is a data read,
i.e. if Bat = false,Bad = false.
Line 15:. We set the block as ‘dirty’ if it is a data write, i.e. if Bat = true,Bad = true.
Next we modify Algorithm 2 to account for additional latencies due to dirty blocks
as follows:
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Line 7:. We modify the case of a cache hit, such that if a block is not dirty, the
latency is Nh; otherwise it is Nm. Then we remove Line 9 and add the following: if
Bad = false, c
i
k = ck +Nh; otherwise c
i
k = c
i
k +Nm.
Line 10:. We modify the case of a cache miss in a similar way. If a block is not
dirty, the latency is Nm; otherwise it is 2Nm. Note that when using the adaptive
method, some addresses may be discarded, which results in empty cache blocks.
We use Badiscard = true to indicate the address a has been discarded before, and
Badiscard = false otherwise. When we access discarded addresses in future, we as-
sume pessimistically that the blocks with such addresses are dirty. Consequently,
we remove Line 12 and add the following: if Bad = false ∧ Badiscard = false, cik =
cjk +Nm; otherwise c
i
k = c
j
k + 2Nm.
By adding operations related to dirty blocks to Algorithm 1, we are able to tell if each
cache block is dirty or not. We modify Algorithm 2 to account for additional latencies
caused by dirty blocks, and use pessimistic assumptions while applying the adaptive
method.
7. BENCHMARKS EVALUATION
In this section, we evaluate our methodology using real-world benchmark applications.
We chose the Ma¨lardalen benchmarks [Gustafsson et al. 2010], a popular benchmark
suite used for WCET evaluation and analysis. We perform SPTA using our adaptive
Markov chain model, and compare its results with results from another state-of-the-
art SPTA methodology. All benchmarks are performed with a dual-core Intel Duo CPU
running at 3.0 GHz with 4GB memory.
Our experiments use the SoCLib open platform2 to simulate our design under test.
SoCLib supports several processor architectures: we adopt the MIPS 32-bit proces-
sor architecture. The Ma¨lardalen benchmark suite was compiled into MIPS ISA with
the Sourcery CodeBench tool from Mentor Graphics3. The platform is equipped with
a single MIPS processor with an L1 instruction cache, which has been modified to
use evict-on-miss random replacement policy. Our experiments are performed for an
instruction cache and a write-back, write-allocate cache.
For industrial and avionic embedded systems, cache associativity is usually fairly
small. For example, the LEON34 processor has a configurable cache between 1 and
4 ways. Thus we set the cache size as 512 bytes, with 4-way associativity and 4-byte
cache block. For each cache miss, we assume a duration of 100 cycles and thus a dirty
data cache block causes another 100 cycles; for each cache hit, the delay is 1 cycle.
Memory address traces are generated by the platform, which are used for SPTA and
adaptive Markov chain model analysis. We considered modulo placement only.
Benchmarks5 used for analysis are listed in Table I. We select the benchmarks that
do not require hard floating point unit that is absent in our SoCLib platform.
7.1. Model Accuracy
In this section, results from the adaptive Markov chain model are compared with sim-
ulations to verify its accuracy. For each cache set, different number of memory ad-
dresses are selected to see their impact on timing analysis. We select 10−15 as the
exceedance probability of interest, since the maximum allowed failure rate is 10−9 per
hour for commercial airborne systems, which is equivalent to an exceedance probabil-
2http://www.soclib.fr/
3http://www.mentor.com/embedded-software/sourcery-tools/
4http://www.gaisler.com/index.php/products/processors/leon3
5http://www.mrtc.mdh.se/projects/wcet/benchmarks.html
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Benchmark Description
expint Series expansion for computing an exponential integral function
bs Binary search
duff Unstructured loop with known bound
statemate Automatically generated code
fdct Fast discrete cosine transform
jfdctint Discrete cosine transformation
ndes Bit manipulation, shifts, array and matrix calculations
compress Data compression
edn Vector multiplication and array handling
adpcm Adaptive pulse code modulation
bsort100 Bubble sort
matmult Matrix multiplication
fir Finite impulse response filter
Table I: Benchmarks
(a) Benchmark fdct. Total memory access: 1632.
Distinct memory access: 267.
(b) Benchmark edn. Total memory access: 2398.
Distinct memory access: 417.
Fig. 6: Adaptive Markov chain model accuracy using instruction caches. A varying
number of memory addresses are used in adaptive Markov chain model for comparison
with simulations.
ity of around 10−13 [Cucu-Grosjean et al. 2012]. Thus we estimate the time at 10−15 as
a conservative result.
For the sake of space limitations, Figure 6 shows comparisons between simulations
and a subset of the benchmarks using instruction caches and Figure 7 shows com-
parisons using data caches. Figure 6a and Figure 7a display the comparison between
simulations and FDCT benchmark; Figure 6b and Figure 7b show the comparison for
EDN benchmark. We ran 10,000 simulations to sample the timing behavior of the
benchmark and performed cache analyses with the memory traces using our proposed
approach. Simulated time is obtained for each simulation. On each figure, the x-axis
shows the number of cycles and y-axis represents the exceedance probability for corre-
sponding cycles. This is called probabilistic WCET (pWCET), because for each WCET
estimate, there is an associated exceedance probability. When we compare different
results, we can see the WCET estimate for a specific exceedance probability.
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(a) Benchmark fdct. Total memory access: 364.
Distinct memory access: 47.
(b) Benchmark edn. Total memory access: 11551.
Distinct memory access: 524.
Fig. 7: Adaptive Markov chain model accuracy using write-back data caches with
write-allocate. Different number of memory addresses are used in adaptive Markov
chain model for comparison with simulations.
We can see as we increase the number of memory addresses n, the result from the
adaptive Markov chain comes closer to that from simulations. Take Figure 6a for ex-
ample, for n = 3 the number of cycles is 62,000 at the exceedance probability of 10−15;
for n = 4 it becomes 53,000, reducing the estimate pessimism by using more memory
addresses. They will eventually produce the same result if all memory addresses are
applied to the Markov chain method, and increasing the number n does not change
the result anymore, as illustrated for n = 4 in Figure 6a and n = 2, 3 in Figure 7a.
In general, both the Markov chain methodology and simulations match well. Since
simulations are performed randomly, there is a variance for each simulation, but the
difference is not significant. However, as the probability goes down, fewer simulation
samples are available, to the point where the results are not reliable: at the tail of the
simulation plot, there is an obvious deviation between simulations and Markov chain
methodology. This deviation is due to the lack of simulation samples, which were lim-
ited to constrain the simulation to feasible times. As the number of simulation sam-
ples increases, the simulation result converges to the result of our method. We thus
conclude that our method can perform timing analysis accurately.
7.2. Comparison with Altmeyer SPTA
In this section, we use instruction caches and compare the results from our methodol-
ogy with that from the state-of-the-art SPTA proposed by [Altmeyer et al. 2015], which
is referred as “Altmeyer SPTA“. In “Altmeyer SPTA“, memory addresses are divided
into two independent parts: the state enumeration part and cache contention part. The
addresses in the state enumeration part are used for a detailed analysis. A cache state
is represented as a triple CS = (E,P,D), where E contains memory addresses for the
state, P is the probability of the state and D is the miss distribution. Every time an
address is accessed, the update function is applied to update cache state. If the mem-
ory is not in the state enumeration part, update function evicts memory address in
E; otherwise, the memory address is put into E. The probability P and miss distribu-
tion D are modified accordingly by the update function. By detailed analysis, a timing
distribution can be generated.
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(a) Accuracy comparison.
expint
bs duff
statemate
fdct
jfdctint
ndes
compress
edn
adpcm
bsort100
matmult
fir
0.0
0.5
1.0
1.5
2.0
2.5
3.0
R
at
io
of
C
al
cu
la
tio
n
Ti
m
e
n=3
n=4
n=5
n=6
(b) Time comparison.
Fig. 8: Comparison with state-of-the-art SPTA. Accuracy and calculation time are com-
pared respectively using different number of memory addresses.
To perform timing analysis for cache contention part, the notion of cache contention
is introduced. All memory accesses are regarded as independent, and the lower bound
probability of each memory access is calculated. Cache contention is used to see how
memory addresses content for cache blocks. A simulation S is used to represent poten-
tially conflicting addresses. If the accessed memory is not in S, the hit probability is 0.
Otherwise, it is calculated using reuse distance, stack distance and cache associativ-
ity. This way, hit probabilities for all memory accesses are calculated and the timing
distribution can be obtained by convolution. Since this part is independent of detailed
analysis of state enumeration part, the convolution of timing distributions is the final
distribution of the program.
The Altmeyer SPTA consists of two parts and the enumeration part uses the most-
used memory addresses. This is different from our method, in which we use only one
part, and we change the memory addresses in the state space adaptively.
In Figure 8, we compare the calculation accuracy and time of two different methods.
The number of memory addresses for each cache set n ranges from n = 3 to n = 6. We
start by using a small number of different memory addresses for each cache set n = 3.
With such a number, some benchmarks show similar results to simulations, while oth-
ers exhibit conservative timing predictions. As we increase memory addresses up to
n = 6, most benchmarks have reached a point where further memory address incre-
ment improves the result accuracy slowly. The memory trace file sizes of the bench-
marks are in ascending order from left to right in Figure 8.
Figure 8a shows the cycle number ratio between Altmeyer SPTA and the adaptive
Markov chain based method. At the exceedance probability of 10−15, we obtain esti-
mated number of cycles using Altmeyer SPTA and the adaptive Markov chain model
and they are represented as Na and Nm, respectively. We calculate the cycle number
ratio Rc as
Rc =
Na
Nm
We can see that when Rc > 1, the Altmeyer SPTA is more pessimistic; when Rc < 1,
the adaptive Markov chain model is more pessimistic. Otherwise both methods pro-
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duce the same result. On average, the geometric mean of Altmeyer SPTA estimates
11% more cycles than our adaptive Markov chain based method.
Figure 8b represents the time ratio between the Altmeyer SPTA and adaptive
Markov chain based method. We use Ta to denote the calculation time for Altmeyer
SPTA and Tm for the adaptive Markov chain model. The time ratio Rt is computed as
Rt =
Ta
Tm
Figure 8b illustrates that the Altmeyer SPTA takes the approximately the same
amount of time as our Markov model, with Altmeyer SPTA being 1% slower on aver-
age. The calculation time ratio varies within a limited range for all benchmarks (from
0.2 to 2.9), and overall the time difference between two methods is not statistically
significant according to t-test at 95% confidence (p=0.22).
7.3. Comparison with LRU
In this section, we study impacts of cache on LRU replacement policy and random
replacement policy. In Figure 9, we use fdct and apply different cache sizes and asso-
ciativities. For a single-path program, the number of cycles is constant for caches with
LRU policy. We use a simulation to obtain the number of cycles using LRU policy and
plot it as a vertical line.
We can see that in Figure 9a and Figure 9b, LRU performs worse than random re-
placement, i.e. the number of cycles from LRU policy is larger than that using random
replacement policy. This is because for a smaller cache size, there are fewer cache sets.
As a result, there are more memory accesses for each cache set. When the number of
accesses becomes larger, the LRU performance becomes worse, since there are more op-
portunities to replace a cache block before its future use. Random replacement policy,
however, is not affected so significantly. Each cache block is replaced randomly, which
makes it possible to keep any cache block for future use. In the worst case, pathological
case may occur for LRU caches, i.e. there are always cache misses for memory accesses
in a cache set, since too many distinct memory addresses are used in such a pattern
that they are evicted before their next accesses. A time-randomized cache can avoid
such pathological cases since it evicts memory blocks randomly.
Figure 9c and Figure 9d illustrate that as the cache size increases, the number of
cycles decreases significantly, especially for LRU caches. On average, a larger cache
size indicates fewer memory blocks for each cache set, which may avoid pathological
cases effectively for LRU caches, which reduces number of cycles dramatically.
In addition, there are no associativity constraints on the use of our approach. In Fig-
ure 9e and Figure 9f, we can see as cache associativity increases, our method can still
be applied. The accuracy may be compromised, because more memory addresses are
accessed when associativity increases. Some information is lost due to limited number
of used blocks n, which compromises timing analysis result. The general rule is that n
should be as large as possible, given the available computational resources.
Several previous studies have done comparisons between random and LRU replace-
ment policies [Smith and Goodman 1983; Smith and Goodman 1985; Quinones et al.
2009; Kosmidis et al. 2013a]. Our experiments show that when the code size is larger
than cache size, random policy helps reduce cache misses, which confirms the conclu-
sion from previous studies that random policy can avoid pathological cases effectively.
However, note that our results depend on the code layout of benchmarks and we ana-
lyze the cache impact using a particular code layout, i.e. the trace from the platform.
This is only one of the entire code layout space. If the code layout changes, differ-
ent results may be produced, because we have adopted set-associative caches with
modulo placement policy in the experiments. The execution times for LRU and time-
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(a) Cache size: 256 bytes. Associativity: 2. (b) Cache size: 256 bytes. Associativity: 4.
(c) Cache size: 512 bytes. Associativity: 2. (d) Cache size: 512 bytes. Associativity: 4.
(e) Cache size: 512 bytes. Associativity 8. (f) Cache size: 512 bytes. Associativity 16.
Fig. 9: Benchmark fdct. Comparison with LRU replacement with different cache sizes
and associativities. Number of used blocks n=6.
ACM Transactions on Embedded Computing Systems, Vol. 0, No. 0, Article 0, Publication date: 0.
An Adaptive Markov Model for the Timing Analysis of Probabilistic Caches 0:23
randomized caches may be different, i.e. they may be shorter or longer compared to
the presented results, depending on changes of the code layout. In this section, we do
not compare average performance of random and LRU policies, since we do not have
memory traces of all code layouts.
8. CONCLUSIONS
In this paper, we have demonstrated an adaptive Markov chain based Static Prob-
abilistic Timing Analysis (SPTA) methodology. Our methodology is based on a non-
homogeneous Markov chain model, which explores state space modeling for one cache
set, and convolves different sets to generate final timing information. To reduce com-
putational complexity, the state space can be limited to the specified level. The state
space is modified adaptively, such that selected addresses can be replaced by new in-
coming addresses in the state space with good accuracy, while maintaining the same
number of states. By reducing the number of addresses used for state modification, we
can find a compromise between calculation accuracy and time.
Benchmark applications are used to verify accuracy of this methodology by using
simulations based on SoCLib platform with MIPS processor architecture. Its results
are compared to state-of-the-art SPTA methodology. It shows that with the adap-
tive state modification, our methodology has improved accuracy of results using less
amount of calculation time. We also demonstrate how to evaluate cache impacts on sys-
tem timing behaviors using the proposed method, which can help designers to select
cache parameters of real-time embedded systems.
As future work, we can address several aspects: Simultaneous running of multiple
programs and hybrid SPTA/MBPTA are two examples. In addition, we only explored
single-path programs in this paper. However, it can be extended to multi-path pro-
grams by identifying the worst-case path. Fully extending the approach to multi-path
programs is also part of our future work.
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